

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/698,550	10/27/2000	Shervin Moloudi	40884/CAG/B600		
23363 75	590 10/27/2003		EXAMINER		
CHRISTIE, P	ARKER & HALE, LLP	,	MILORD, MARCEAU *		
350 WEST CO	LORADO BOULEVARD			<u> </u>	
SUITE 500			ART UNIT	PAPER NUMBER	
PASADENA, CA 91105			2682		
			DATE MAILED: 10/27/2003	<i></i>	

Please find below and/or attached an Office communication concerning this application or proceeding.

<u>.</u>		Application No.		Applicant(s)	
	•	09/698,550		MOLOUDI ET AL.	
Office Action Summary		Examiner		Art Unit	
		Marceau Milo	d	2682	
Period fo	The MAILING DATE of this communication or Reply	appears on the cov	er sheet with the c	orrespondence a	ddress
THE I - Externanter - If the - If NO - Failu - Any r	ORTENED STATUTORY PERIOD FOR RE MAILING DATE OF THIS COMMUNICATIO is ions of time may be available under the provisions of 37 CFF SIX (6) MONTHS from the mailing date of this communication period for reply specified above is less than thirty (30) days, a period for reply is specified above, the maximum statutory per re to reply within the set or extended period for reply will, by steeply received by the Office later than three months after the mid patent term adjustment. See 37 CFR 1.704(b).	N. R 1.136(a). In no event, ho reply within the statutory i riod will apply and will expi atute, cause the applicatio	wever, may a reply be tim ninimum of thirty (30) days re SIX (6) MONTHS from t n to become ABANDONED	ely filed will be considered time he mailing date of this 0 (35 U.S.C. § 133).	
1)⊠	Responsive to communication(s) filed on 2	27 October 2000 .			
2a) <u></u> □	This action is <b>FINAL</b> . 2b)⊠	This action is non	-final.		
3) 🗌 Dispositi	Since this application is in condition for all closed in accordance with the practice uno on of Claims				he merits is
4) 🖾	Claim(s) 1-93 is/are pending in the applica	tion.			
	4a) Of the above claim(s) is/are without	drawn from conside	eration.		
5)	Claim(s) is/are allowed.				
6)🖂	Claim(s) 1-32, 39-69, 76-93 is/are rejected.				
7)🖂	Claim(s) 33-38 and 70-75 is/are objected to	).			
8)[	Claim(s) are subject to restriction an	d/or election requi	ement.		
Applicati	on Papers				
9) 🗌 -	Γhe specification is objected to by the Exam	iner.			
10) 🗌 -	The drawing(s) filed on is/are: a)□ ad	ccepted or b) 🗌 obje	cted to by the Exan	niner.	
	Applicant may not request that any objection to	the drawing(s) be h	eld in abeyance. Se	e 37 CFR 1.85(a).	
11)[ -	The proposed drawing correction filed on <u>27</u>	<i>January 2000</i> is: a	a)∏ approved b)⊠	disapproved by	the Examiner.
_	If approved, corrected drawings are required in	• •	action.		
12)[_]	The oath or declaration is objected to by the	Examiner.			
Priority u	nder 35 U.S.C. §§ 119 and 120				
13)	Acknowledgment is made of a claim for fore	eign priority under	35 U.S.C. § 119(a)	-(d) or (f).	
a)[	☐ All b)☐ Some * c)☐ None of:			•	
	1. Certified copies of the priority docum	ents have been re	ceived:		
	2. Certified copies of the priority docum	ents have been re	ceived in Application	n No	
	<ol> <li>Copies of the certified copies of the papplication from the International ee the attached detailed Office action for a</li> </ol>	Bureau (PCT Rule	: 17.2(a)).	•	Stage
14) 🗌 A	cknowledgment is made of a claim for dome	estic priority under	35 U.S.C. § 119(e	) (to a provisiona	I application).
	☐ The translation of the foreign language cknowledgment is made of a claim for dom				
Attachment	(s)	-			
2) 🔲 Notic	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s	4) [ 5) [ 5) <u>5</u> . 6) [	Interview Summary Notice of Informal P Other:		
S. Patent and Tr TOL-326 (R		Action Summary		Part (	of Paper No. 8

Art Unit: 2682

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-14, 23-32, 39-61, 76-93 are rejected under 35 U.S.C. 102(b) as being anticipated by Vorenkamp et al (US Patent No 6285865 B1).

Regarding claim 1, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19), comprising: a track and hold circuit to track and hold a first signal (506 of fig. 5 or 1916 of fig. 19) in response to a second signal (col. 1, line 62- col. 2, line 6 col. 6, line 35-col. 7, line 41); and a bandpass circuit (fig. 5) in cooperation with the track and hold circuit (col. 12, lines 1-57; col. 26, line 26-col. 27, line 44).

Regarding claim 2, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) further comprising an input circuit to buffer the first signal before being applied to the track and hold circuit (col. 18, lines 28-55; col. 23, lines 2-30).

Regarding claim 3, Vorenkamp et al discloses a mixer wherein the track and hold circuit comprises first and second output signals, the mixer further comprising a buffer to combine the first and second output signals (col. 12, lines 1-23; col. 18, lines 35-64).

Art Unit: 2682

Regarding claim 4, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the bandpass circuit comprises an inductor and capacitor each being coupled to the track and hold circuit, the inductor and capacitor cooperating to provide a time constant related to a frequency of the first signal (col. 18, line 44- col. 19, line 41).

Regarding claim 5, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the track and hold circuit comprises a switch in a path of the first signal, the switch being controlled by the second signal (figs. 35-37; col. 1, line 62- col. 2, line 5; col. 23, line 20- col. 24, line 11; col. 30, lines 35-67).

Regarding claim 6, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the switch comprises a transistor having a gate coupled to the second signal (col. 23, lines 20-53; col. 40, line 31- col. 41, line 31).

Regarding claim 7, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) comprises a source coupled to the first signal (col. 12, lines 4-41; col. 18, lines 28-60).

Regarding claim 8, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the transistor further comprises a drain, and the bandpass circuit comprises a capacitor coupled to the drain (col. 23, lines 20-53; col. 40, line 31- col. 41, line 31).

Regarding claim 9, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the bandpass circuit comprises a capacitor coupled to the drain (col. 20, line 29- col. 21, line 32).

Regarding claim 10, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the bandpass circuit further comprises an inductor coupled to the source of the transistor (col. 20, line 29- col. 21, line 32; col. 28, lines 2-63).

Art Unit: 2682

Regarding claim 11, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the capacitor and inductor cooperate to provide a time constant related to a frequency of the first signal (col. 35, lines 1-35; col. 37, line 6- col. 38, line 36).

Regarding claim 12, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the bandpass circuit further comprises an inductor coupled to the source of the transistor (col. 20, line 29- col. 21, line 32; col. 28, lines 2-63).

Regarding claim 13, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the transistor further comprises a drain, and the bandpass circuit comprises a capacitor coupled to the drain (col. 20, line 29- col. 21, line 32; col. 28, lines 2-63).

Regarding claim 14, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the capacitor and inductor cooperate to provide a time constant related to a frequency of the first signal (col. 35, lines 1-35; col. 37, line 6- col. 38, line 36).

Regarding claim 23, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the track and hold circuit comprises a transistor having an input adapted to be coupled to the first signal and an output to generate an output signal in response to the first signal, and a switch in a path of the output signal, the switch being controlled by the second signal (figs. 35-37; col. 1, line 62- col. 2, line 5; col. 23, line 20- col. 24, line 11; col. 30, lines 35-67).

Regarding claim 24, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the switch comprises a second transistor having a gate coupled to the second signal (col. 23, lines 20-53; col. 40, line 31- col. 41, line 31).

Art Unit: 2682

Regarding claim 25, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the second transistor further comprises a drain coupled to the output of the transistor (col. 23, lines 20-53; col. 40, line 31- col. 41, line 31).

Regarding claim 26, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the bandpass circuit comprises a capacitor coupled to the output of the transistor (col. 23, lines 20-53; col. 40, line 31- col. 41, line 31).

Regarding claim 27, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the second transistor further comprises a source, and the bandpass circuit further comprises an inductor coupled to the source of the second transistor (col. 20, line 29- col. 21, line 32; col. 28, lines 2-63).

Regarding claim 28, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the capacitor and inductor cooperate to provide a time constant related to a frequency of the first signal (col. 18, line 44- col. 19, line 41).

Regarding claim 29, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the second transistor further comprises a source, and the bandpass circuit further comprises an inductor coupled to the source of the second transistor (col. 20, line 29- col. 21, line 32; col. 28, lines 2-63).

Regarding claim 30, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the bandpass circuit comprises a capacitor coupled to the output of the transistor (col. 23, lines 20-53; col. 40, line 31- col. 41, line 31).

Art Unit: 2682

Regarding claim 31, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the capacitor and inductor cooperate to provide a time constant related to a frequency of the first signal (col. 35, lines 1-35; col. 37, line 6- col. 38, line 36).

Regarding claim 32, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the track and hold circuit and the bandpass circuit each comprises a differential circuit, the first and second signals each being differential signals (col. 12, lines 1-57; col. 26, line 26- col. 27, line 44).

Regarding claim 39, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) comprising: a track and hold circuit having a signal input, a control input, and a mixed signal output (col. 1, line 62- col. 2, line 6 col. 6, line 35-col. 7, line 41); and a bandpass circuit coupled to the signal input and the mixed signal output (col. 12, lines 1-57; col. 26, line 26- col. 27, line 44).

Regarding claim 40, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) further comprising an input circuit coupled to the signal input (col. 12, lines 1-49).

Regarding claim 41, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the mixed signal output comprises first and second output signals, the mixer further comprising a buffer to combine the first and second output signals (col. 12, lines 1-23; col. 18, lines 35-64).

Regarding claim 42, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the bandpass circuit comprises an inductor coupled to the signal input and a capacitor coupled to the mixed signal output (col. 12, lines 1-23; col. 18, lines 35-64).

Regarding claim 43, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the track and hold circuit comprises a switch between the signal input and the mixed signal output,

Art Unit: 2682

the switch being controlled by the control input (col. 1, line 62- col. 2, line 5; col. 23, line 20- col. 24, line 11).

Regarding claim 44, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the switch comprises a transistor having a gate coupled to the control input (col. 23, line 20- col. 24, line 11).

Regarding claim 45, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the transistor further comprises a source coupled to the signal input (col. 12, lines 1-49).

Regarding claim 46, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the transistor further comprises a drain, and the bandpass circuit comprises a capacitor coupled to the drain (col. 20, line 29- col. 21, line 32; col. 28, lines 2-63).

Regarding claim 47, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the bandpass circuit further comprises an inductor coupled to the signal input (col. 12, lines 1-49).

Regarding claim 48, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the capacitor and inductor cooperate to provide a time constant related to a signal frequency applied to the signal input (col. 18, lines 28-55; col. 23, lines 2-30).

Regarding claim 49, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the bandpass circuit further comprises an inductor coupled to the signal input (col. 18, lines 28-55; col. 23, lines 2-30).

Regarding claim 50, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the transistor further comprises a drain, and the bandpass circuit comprises a capacitor coupled to the drain (col. 20, line 29- col. 21, line 32; col. 28, lines 2-63).

Art Unit: 2682

Regarding claim 51, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the capacitor and inductor cooperate to provide a time constant related to a signal frequency applied to the signal input (col. 18, lines 28-55; col. 23, lines 2-30).

Regarding claim 52, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the track and hold circuit comprises a transistor having an input coupled to the signal input and an output coupled to the mixed signal output, and a current source coupled to the mixed signal output, the current source being controlled by the control input (col. 20, line 29- col. 21, line 32; col. 28, lines 2-63).

Regarding claim 53, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the current source comprises a second transistor having a gate coupled to the control input (col. 20, line 29- col. 21, line 32; col. 28, lines 2-63).

Regarding claim 54, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the second transistor further comprises a drain coupled to the mixed signal output (col. 12, lines 1-23; col. 18, lines 35-64).

Regarding claim 55, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the bandpass circuit comprises a capacitor coupled to the mixed signal output (col. 12, lines 1-23; col. 18, lines 35-64).

Regarding claim 56, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the second transistor further comprises a source, and the bandpass circuit further comprises an inductor coupled to the drain of the second transistor (col. 20, line 29- col. 21, line 32; col. 28, lines 2-63).

Art Unit: 2682

Regarding claim 57, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the capacitor and inductor cooperate to provide a time constant related to a signal frequency applied to the signal input (col. 18, line 44- col. 19, line 41).

Regarding claim 58, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the second transistor further comprises a source, and the bandpass circuit further comprises an inductor coupled to the source of the second transistor (col. 20, line 29- col. 21, line 32; col. 28, lines 2-63).

Regarding claim 59, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the bandpass circuit comprises a capacitor coupled to the mixed signal output (col. 12, lines 1-23; col. 18, lines 35-64).

Regarding claim 60, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19) wherein the capacitor and inductor cooperate to provide a time constant related to a signal frequency applied to the signal input (col. 18, line 44- col. 19, line 41).

Regarding claim 61, Vorenkamp et al discloses a differential mixer (fig. 5 and fig. 19), comprising: a track and hold circuit having a differential signal input, a differential control input, and a differential mixed signal output (col. 1, line 62- col. 2, line 6 col. 6, line 35-col. 7, line 41); and a bandpass circuit coupled to the differential signal input and the differential mixed signal output (col. 12, lines 1-57; col. 26, line 26- col. 27, line 44).

Regarding claim 76, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19), comprising: track and hold means for tracking and holding a first signal in response to a second signal (506 of fig. 5 or 1916 of fig. 19); and limiting means for limiting the response of the track and hold

Art Unit: 2682

means to a frequency band, the first signal being within the frequency band (col. 12, lines 1-57; col. 26, line 26- col. 27, line 44).

Regarding claim 77, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19), further comprising means for buffering first signal before being applied to the track and hold means (col. 18, lines 28-55; col. 23, lines 2-30).

Regarding claim 78, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19), wherein the track and hold means comprises first and second output signals, the mixer further comprising means for combining the first and second output signals (col. 12, lines 1-23; col. 18, lines 35-64).

Regarding claim 79, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19), wherein the limiting means comprises an inductor and capacitor each being coupled to the track and hold means (col. 26, line 26- col. 27, line 44; col. 37, line 6- col. 38, line 36).

Regarding claim 80, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19), wherein the track and hold means comprises a switch in a path of the first signal, the switch being controlled by the second signal (col. 23, lines 20-53; col. 40, line 31- col. 41, line 31).

Regarding claim 81, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19), wherein the switch comprises a transistor having a gate coupled to the second signal (col. 23, lines 20-53; col. 40, line 31- col. 41, line 31).

Regarding claim 82, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19), wherein the transistor filter comprises a source coupled to the first signal (col. 12, lines 4-41; col. 18, lines 28-60).

Art Unit: 2682

Regarding claim 83, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19), wherein the transistor further comprises a drain, and the limiting means comprises a capacitor coupled to the drain (col. 20, line 29- col. 21, line 32; col. 28, lines 2-63).

Regarding claim 84, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19), wherein the limiting means further comprises an inductor coupled to the source of the transistor (col. 20, line 29-col. 21, line 32; col. 28, lines 2-63).

Regarding claim 85, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19), wherein the bandpass circuit further comprises an inductor coupled to the source of the transistor (col. 20, line 29- col. 21, line 32; col. 28, lines 2-63).

Regarding claim 86, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19), wherein the transistor further comprises a drain, and the bandpass circuit comprises a capacitor coupled to the drain (col. 20, line 29- col. 21, line 32; col. 28, lines 2-63).

Regarding claim 87, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19), wherein the track and hold means comprises a transistor having input means for receiving the first signal and output means for generating an output signal in response to the first signal, and a switch in a path of the output signal, the switch being controlled by the second signal (col. 1, line 62- col. 2, line 5; col. 23, line 20- col. 24, line 11; col. 30, lines 35-67).

Regarding claim 88, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19), wherein the switch comprises a second transistor having a gate coupled to the second signal (col. 23, lines 20-53; col. 40, line 31- col. 41, line 31).

Page 12

Application/Control Number: 09/698,550

Art Unit: 2682

Regarding claim 89, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19), wherein the second transistor further comprises a drain coupled to the output of the transistor (col. 23, lines 20-53; col. 40, line 31- col. 41, line 31).

Regarding claim 90, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19), wherein the limiting means comprises a capacitor coupled to the output of the transistor (col. 23, lines 20-53; col. 40, line 31- col. 41, line 31).

Regarding claim 91, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19), wherein the second transistor further comprises a source, and the limiting means further comprises an inductor coupled to the source of the second transistor (col. 20, line 29- col. 21, line 32; col. 28, lines 2-63).

Regarding claim 92, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19), wherein the second transistor further comprises a source, and the limiting means further comprises an inductor coupled to the source of the second transistor (col. 20, line 29- col. 21, line 32; col. 28, lines 2-63).

Regarding claim 93, Vorenkamp et al discloses a mixer (fig. 5 and fig. 19), wherein the limiting means comprises a capacitor coupled to the output of the transistor (col. 23, lines 20-53; col. 40, line 31- col. 41, line 31).

#### Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject

Art Unit: 2682

matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 15-22, 62-69 are rejected under 35 U.S.C. 103(a) as being unpatentable over Vorenkamp et al (US Patent No 6285865 B1) in view of Molnar et al (US Patent No 6587678 B1).

Regarding claims 15-22, Vorenkamp discloses a mixer (fig. 5 and fig. 19), comprising: a track and hold circuit to track and hold a first signal (506 of fig. 5 or 1916 of fig. 19)

However, Vorenkamp et al does not specifically disclose the feature of a second switch in a second path of the first one of the first differential signals, the first switch being controlled by a first one of the second differential signals and the second switch being controlled by a second one of the second differential signals; a third switch in a first path of a second one of the first differential signals and a fourth switch in a fourth path of the second one of the first differential signals, the third switch being controlled by the first one of the second differential signals and the fourth switch being controlled by a second one of the second differential signals.

On the other hand, Molnar, from the same field of endeavor, discloses a direct conversion receiver for receiving a first input signal and directly down converting it to baseband frequencies. The mixer has a mixer core, represented by switches 92 and 93, each of which is configured to toggle back and forth in positions 1 and 2 (col. 9, lines 20-67; col. 10, lines 32-64; col. 11, lines 1-40). Furthermore, Molnar shows in figure 13, a mixer that is configured to

Art Unit: 2682

operate from a differential voltage mode RF input. The mixer core comprises switches 82, 83, 84, and 85. Each switch also comprises two cross-coupled NPN bipolar transistors (col. 12, lines 6-58; col. 14, lines 15-56; col. 16, line 35- col. 17, line 67). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the technique of Molnar to the system of Vorenkamp in order to improve noise performance and achieve a higher conversion gain.

Regarding claims 62-69, Vorenkamp et al discloses a differential mixer (fig. 5 and fig. 19), comprising: a track and hold circuit having a differential signal input, a differential control input, and a differential mixed signal output (col. 1, line 62- col. 2, line 6 col. 6, line 35-col. 7, line 41).

However, Vorenkamp et al does not specifically disclose the feature of a second switch between the first one of the differential inputs and the first one of the differential mixed signal outputs, the first switch being controlled by a first one of the differential control inputs and the second switch being controlled by a second one of the differential control inputs; a third switch between a second one of the differential inputs and a second one of the differential mixed signal outputs, and a fourth switch between the second one of the differential inputs and the second one of the differential mixed signal outputs, the third switch being controlled by a first one of the differential control inputs and the fourth switch being controlled by a second one of the differential control inputs and the fourth switch being controlled by a second one of the differential control inputs.

On the other hand, Molnar, from the same field of endeavor, discloses a direct conversion receiver for receiving a first input signal and directly down converting it to baseband frequencies. The mixer has a mixer core, represented by switches 92 and 93, each of which is

Art Unit: 2682

configured to toggle back and forth in positions 1 and 2 (col. 9, lines 20-67; col. 10, lines 32-64; col. 11, lines 1-40). Furthermore, Molnar shows in figure 13, a mixer that is configured to operate from a differential voltage mode RF input. The mixer core comprises switches 82, 83, 84, and 85. Each switch also comprises two cross-coupled NPN bipolar transistors (col. 12, lines 6-58; col. 14, lines 15-56; col. 16, line 35- col. 17, line 67). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the technique of Molnar to the system of Vorenkamp in order to improve noise performance and achieve a higher conversion gain.

### Allowable Subject Matter

3. Claims 33-38, 70-75 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

#### Conclusion

4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Schneider US Patent No 6201829 B1 discloses a pseudo-random built in self test pattern generator, which is constructed of eight sequential D-flip flops and configured to output 10-bit wide pattern data.

Art Unit: 2682

Ciccarelli et al US Patent No 6175279 B1 discloses an amplifier having an adjustable current source which can be controlled to provide the requisite level of performance a t reduced current consumption.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Marceau Milord whose telephone number is 703-306-3023. The examiner can normally be reached on Monday-Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Vivian C. Chin can be reached on 703-308-6739. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-3900.

MARCEAU MILORD

Marceau Milord

Examiner

Art Unit 2682